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ABSTRACT 
We have achieved 1 .6m-cm 
resistivity using ion implantation that 
has little negative effect on MOS 
devices. Extremely low loss and cross 
coupling of 6.3 and -79 dB/cm (10pm 
gap) at 20GHz are measured with lpm 
Al, respectively, which is due to implant 
induced trap with -Ips carrier lifetime 
and stable to 400OC. 
INTRODUCTION 
One of the most important issues to 
realize Si MMIC is the much lower 
substrate resistivity of -1OR-cm as 
compared with semi-insulating GaAs 
(1OMil-cm) [ 1,2]. Although high 
resistivity Si (1-1OwI-cm) [3,4] has been 
studied, the resistivity and loss are still 
relatively inferior to GaAs. The low 
resistivity also increases the cross 
coupling and noise that is important for 
low noise and power device integration 
and mixed signal ICs. In this paper, we 
have developed very high resistivity Si 
using As' implantation to Si-on-quartz 
(SOQ) and MeV proton implantation [5] 
to penetrate the entire Si substrate. The 
achieved 1 .BMR-cm resistivity is the 
highest reported value close to semi- 
insulating GaAs. This high resistivity Si 
also gives the low transmission line loss 
and cross coupling of 6.3 and -79 dB/cm 
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(1Opm gap) at 20GHz respectively, with 
-Ips camer lifetime stable to 400°C. The 
main advantage of this simple process is 
the integration capability into current 
VLSI back-end process with little side 
effect on existing MOS devices as 
examined by high voltage stress-induced 
leakage current (SEC). 
EXPERIMENTAL 
We have used the conventional Si 
substrates with typical resistivity of -loa- 
cm and SOQ wafers with a 2000A top Si 
layer on 350pm thick quartz in this study. 
Proton and As' are implanted into 
standard Si and SOQ wafers with doses of 
10'' to IOi6 cm-', respectively. Coplanar 
transmission lines with 200- l O O O p n  
length and coupled transmission lines with 
lOOOpm length and 10-60pm spacing are 
fabricated on various processed substrates 
using lpm thick and 30pm wide A1 line. 
Conventional Si substrate with additional 
1.5pm thick thermal oxide was also used 
as references. The growth of high quality 
oxide is used to avoid direct contact of 
transmission line on low resistivity 
substrate. Two-port scattering parameters 
on GSG coplanar probes up to 20GHz 
were measured by HP8510 network 
analyzer. Pump-probe method from a 
femto-second laser is used to measure the 
carrier lifetime from exponential decay of 
photoresponse. The probe beam was 
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RESULTS AND DISCUSSION 
The resistivity of the implanted wafer 
was extracted by I-V measurement and the 
results are summarized in Table 1. 
The higher resistivity of As' implantation 
than proton at the same dose of 10'' cm-' 
is due to the heavier mass of As' and 
resultant higher Si damage. Extremely 
high resistivity of measured 1.6Mn-cm 
suggests that proton implantation can 
create enough traps to transfer the 
standard Si (1 OR-cm) into a near intrinsic 
Si. To the best of our knowledge, this is 
the highest reported resistivity for Si. 
Although As' implanted SOQ has only a 
relatively low resistivity of 36KR-cm as 
compared to 1.6Mn-cm proton implanted 
Si, the RF loss and cross talk can be 
greatly reduced by the near perfectly 
insolated quartz substrate. It is also 
important to notice that the high resistivity 
formed by ion implantation is quite stable 
11.2 9.1 7.9 - 6.3 
-17 -59 -60 -46 -79 - 
even after 400°C annealing for lhr. 
Therefore, the ion implantation method 
can be integrated into back-end VLSI 
process without degrading the property of 
high resistivity. 
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Fig. 1. Transmission line loss for various 
processed Si to increase the substrate 
resistivity. 
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We have further evaluated the 
transmission line loss fabricated on these 
substrates. As shown in Fig. 1, the loss 
decreases monotonically as increasing 
resistivity, and proton implanted Si owns 
the extremely low loss of 6.3dB/cm even 
using a thin ( 1 p )  A1 line. The small loss 
of SOQ even without implants is due to 
the thin top Si contacting with A1 that has 
a large depletion region and improved loss. 
The measured loss in this work is very 
competitive with published data in the 
literature even we use a thin A1 line 
compared to other studies. This result 
proves ion implantation is a prominent 
processing technology for Si MMIC. 
We have studied the implantation 
effect on cross coupling. As shown in Fig. 
2, the coupling effect becomes worse as 
decreasing spacing from 60pm to 10 pm, 
which is critical for the required low cross 
talk and noise for MMIC. The strong 
coupling even at low frequency suggests 
that the 1 . 5 ~  oxide is still insufficient to 
obstruct the E-M field penetration. It is 
noticed that the coupling effect is more 
important than transmission line loss in 
order to integrate low noise and power 
amplifiers into the same chip. 
-lY, 1 8 
- 1  I 
-A- Couple Unewith 6Oumspadng 
, , , , , , , . , 
Fig. 3 firther illustrates the coupling 
effect on various implanted substrates. 
The cross coupling effect can be greatly 
reduced by the using As" implanted SOQ 
or proton implanted Si as compared with 
the 1.5pm thick oxide isolated Si. The 
proton-implanted wafer at 10l6 has 
the best coupling resistance that is due to 
the extremely high resistivity shown in 
TABLE 1. The close value between with 
and without implanted SOQ may be due 
to the metal-semiconductor depletion 
effect by A1 line. 
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Fig. 3. Cross coupling effect on proton 
implanted Si and As" implanted SOQ with 
different implanted dosages. 
substrate with an 1.5 pm thick oxide. Y 
We have measured the carrier 
lifetime to hrther understand the high 
resistivity. The measured reflectance 
change for as-implanted and annealed Si 
is shown in Fig. 4. Lifetime of 1.0 and 1.3 
ps are measured for as-implanted and 
400°C annealed sample, respectively, 
which suggests that the implanted Si can 
maintain high resistivity as long as 
frequency is less than 1THz. The reason 
why no signal can be measured after 
600°C annealing is due to defect 
annihilation that gives a long lifetime 
beyond our measurable range. 
We have hrther intemted moton 
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implantation into current VLSI back-end REFERENCES 
process and examined if there is any 
negative effect on oxide integrity [7] of 
MOS devices. We have measured the 
SlLC effect on MOS capacitors with 3081 
gate oxides used for current 0 . 1 8 ~  
technology generation. Although typical 
SEC effect is observed, no significant 
difference can be found between these 
samples after a high voltage of -4V stress 
for 1000s with total injected charges of -2 
CouVcmz. This results suggest that proton 
implantation has negligible defect 
generation inside the oxide for MOS 
devices that can be directly applied to 
existing VLSI technology. 
1 
Fig. 4. Femto-second laser pulse induced 
reflectance change for implanted Si with 
different annealing condition. 
CONCLUSIONS 
We have used ion implantation to 
achieve high resistivity Si with very low 
RF loss and cross coupling up to 20GHz. 
This is due to the very fast -Ips carrier 
lifetime and stable after a 400°C annealing. 
At the same time, this process has little 
side effect on MOS devices, which is 
evidenced by low SILC. This simple 
process is compatible with current VLSI 
back-end technology. 
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